Semiconductor processing method and semiconductor structure

Abstract

A semiconductor processing method that can generate a hole with different diameters, comprising: providing first material and second material different from the first material; and utilizing a etching process to etch the first material and the second material to form a hole through the first material and the second material; wherein the etching process has different etching rates for the first material and the second material such that the hole have different diameters. A semiconductor structure corresponding to the above-mentioned method is also disclosed.

Claims

What is claimed is: 1 . A semiconductor processing method that can generate a hole with different diameters, comprising: providing first material and second material different from the first material; and utilizing a etching process to etch the first material and the second material to form a hole through the first material and the second material; wherein the etching process has different etching rates for the first material and the second material such that the hole have different diameters. 2 . The semiconductor processing method of claim 1 , wherein the first material is surrounded by the second material. 3 . The semiconductor processing method of claim 1 , wherein the first material is nitride, and the second material is oxide. 4 . The semiconductor processing method of claim 1 , further comprising: providing a target device before providing the first material and the second material; and providing a metal line above the second material, which can be contacted to the target device via the hole. 5 . The semiconductor processing method of claim 1 , where the hole includes a first portion, and a second portion under the first portion; wherein the second portion has a diameter smaller than the first portion; where the second portion touches both the first material and the second material, and the first portion only touches the second material. 6 . The semiconductor processing method of claim 5 , where the hole further includes a third portion under the second portion; wherein the third portion has a diameter smaller than the second portion; where the third portion only touches the second material. 7 . The semiconductor processing method of claim 5 , wherein the diameter of the second portion gradually decreases from top to bottom. 8 . The semiconductor processing method of claim 1 , where the hole includes a second portion, and a third portion under the second portion; wherein the third portion has a diameter smaller than the second portion; where the second portion touches both the first material and the second material, and the third portion only touches the second material. 9 . The semiconductor processing method of claim 8 , wherein the diameter of the second portion gradually decreases from top to bottom. 10 . A semiconductor structure having a hole with different diameters, comprising: first material; second material different from the first material; and a hole with different diameters, through the first material and the second material, wherein the hole is formed by a single etching process etching the first material and the second material, wherein the etching process has a smaller etching rate for the first material than for the second material. 11 . The semiconductor structure of claim 10 , wherein the first material is surrounded by the second material. 12 . The semiconductor structure of claim 10 , wherein the first material is nitride, and the second material is oxide. 13 . The semiconductor structure of claim 10 , further comprising: a target device under the first material and the second material; and a metal line above the second material, which can be contacted to the target device via the hole. 14 . The semiconductor structure of claim 10 , where the hole includes a first portion, and a second portion under the first portion; wherein the second portion has a diameter smaller than the first portion; where the second portion touches both the first material and the second material, and the first portion only touches the second material. 15 . The semiconductor structure of claim 14 , where the hole further includes a third portion under the second portion; wherein the third portion has a diameter smaller than the second portion; where the third portion only touches the second material. 16 . The semiconductor structure of claim 14 , wherein the diameter of the second portion gradually decreases from top to bottom. 17 . The semiconductor structure of claim 10 , where the hole includes a second portion, and a third portion under the second portion; wherein the third portion has a diameter smaller than the second portion; where the second portion touches both the first material and the second material, and the third portion only touches the second material. 18 . The semiconductor structure of claim 17 , wherein the diameter of the second portion gradually decreases from top to bottom.
BACKGROUND OF THE INVENTION [0001] 1. Field of the Invention [0002] The present invention relates to a semiconductor processing method and a semiconductor structure, and particularly relates to a semiconductor processing method and a semiconductor structure that can adjust hole diameter via a single etching process. [0003] 2. Description of the Prior Art [0004] In a semiconductor structure, a contact is utilized to contact metal and another feature. However, in some cases, the diameter of the same contact may need to be changed rather than remains constant. FIG. 1 is a schematic diagram illustrating a prior contact h. As shown in FIG. 1 , the contact h 0 is desired to contacts a target feature 101 but avoids contacting the non target feature 103 . In order to manufacture such structure, a well controlled step forming the contact h 0 such as an etching step is needed to generate a contact with accurate diameters. However, since the electronic device is getting tiny day by day, smaller diameter of the contact is needed thus the step of forming the contact h 0 with desired diameter is getting harder to be controlled. [0005] Besides, related skills may desire to reduce diameter of the contact when it is near the non target feature 103 , as shown by the dotted line in FIG. 1 . However, such process needs more steps than a normal process. For example, an first etching step is needed to form the part ha of the hole h 0 , which has a smaller diameter, then a second etching step is performed to form the part hb of the hole h, which has a larger diameter. These steps increase manufacturing time and are much harder to control than a normal process. SUMMARY OF THE INVENTION [0006] Therefore, one objective of the present invention is to provide a semiconductor processing method that can form a contact (or other kinds of holes) with different dimensions utilizing simple steps. [0007] Another objective of the present invention is to provide a semiconductor structure having a contact (or other kinds of holes). [0008] One embodiment of the present invention discloses: a semiconductor processing method that can generate a hole with different diameters, comprising: providing first material and second material different from the first material; and utilizing a etching process to etch the first material and the second material to form a hole through the first material and the second material; wherein the etching process has different etching rates for the first material and the second material such that the hole have different diameters. [0009] A semiconductor structure corresponding to the above-mentioned method is also disclosed, which comprises: first material; second material different from the first material; and a hole with different diameters, through the first material and the second material, wherein the hole is formed by a single etching process etching the first material and the second material, wherein the etching process has a smaller etching rate for the first material than for the second material. [0010] In view of above-mentioned embodiments, a desired hole diameter can be acquired without complex steps. [0011] These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings. BRIEF DESCRIPTION OF THE DRAWINGS [0012] FIG. 1 is a schematic diagram illustrating a prior contact. [0013] FIG. 2 and FIG. 3 are schematic diagrams illustrating the semiconductor processing method and semiconductor structure according to one embodiment of the present invention. DETAILED DESCRIPTION [0014] Certain terms are used throughout the description and following claims to refer to particular components. As one skilled in the art will appreciate, electronic equipment manufacturers may refer to a component by different names. This document does not intend to distinguish between components that differ in name but not function. In the following description and in the claims, the terms “include” and “comprise” are used in an open-ended fashion, and thus should be interpreted to mean “include, but not limited to . . . ”. [0015] FIG. 2 and FIG. 3 are schematic diagrams illustrating the semiconductor processing method according to one embodiment of the present invention. As shown in FIG. 2 , first material 201 (also named steering material) and second material 203 are provided. In this embodiment, the first material 201 is nitride and the second material 203 is oxide and the first material 201 is surrounded by the second material 203 . Please note the target feature 205 and the non target feature 207 are included under the first material 201 and the second material 203 in FIG. 2 , but these two devices are only for explaining one application of the present invention but do not mean to the present invention must have these two devices. Also, there are various kinds of methods known by persons skilled in the art to provide the first material 201 and the second material 203 as shown in FIG. 2 , thus it is omitted for brevity here. [0016] In FIG. 3 , an etching step is processed to etch the first material 201 and second material 203 , such that a hole h through the first material 201 and second material 203 is formed. The etching process has a smaller etching rate for the first material 201 than for the second material 203 . Thereby the hole h can include a reduced diameter. The original diameter if only second material 203 is utilized is marked by dotted line in FIG. 3 , which touches the non target feature 703 . Via the utilizing of the first material 201 , the diameter of the hole h can be reduced when hitting the first material 201 . The diameter of the hole h under the first material 201 is reduced as well. By this way, the hole h can only contact the target feature 205 but avoids touching the non target feature 207 . A metal line M can be provided above the second material 203 . In this case, the hole h is a contact. [0017] For more detail, the hole h includes a first portion h 1 , a second portion h 2 under the first portion h 1 , and a third portion h 3 under the second portion h 2 . The second portion h 2 has a diameter smaller than the first portion h 1 . In this embodiment, the diameter of the second portion h 2 gradually decreases from top to bottom. The third portion h 3 has a diameter smaller than the second portion h 2 . The first portion h 1 only touches the second material 203 , that is, two sides of the first portion h 1 are both the second material 203 . The second portion h 2 touches both the first material 201 and the second material 203 . That is, one side of the second portion h 2 is the first material 201 and the other side of the second portion h 2 is the second material 203 . Additionally, the third portion h 3 only touches the second material 203 , the same as the first portion h 1 . [0018] One reason why the shape of the hole h in FIG. 3 can be formed is: Different anisotropic etch rates will cause a “steering” mechanism. As the etch rate slows in the material the diameter gests effectively smaller, the portion of the etch profile in oxide continues to etch, the portion hitting the nitride the etch rate slows and causes a shrinking of the diameter. [0019] Please note the above-mentioned embodiments are only for example but do not mean to limit the scope of the present invention. For example, the first material 201 and the second material 203 can be materials other than oxide, nitride. Also, the structure in FIG. 2 can only include the part P 1 having only the second material 203 , and the part P 2 having both the first material 201 and the second material 203 . In this case the hole h in FIG. 3 have only the first portion h 1 and the second portion h 2 . Also, the structure in FIG. 2 can only include the part P 2 having both the first material 201 and the second material 203 and the part P 3 having only the second material 203 . In this case, the hole h in FIG. 3 have only the second portion h 2 and the second portion h 3 . [0020] In view of above-mentioned embodiments, a desired hole diameter can be acquired without complex steps. [0021] Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

Description

Topics

Download Full PDF Version (Non-Commercial Use)

Patent Citations (5)

    Publication numberPublication dateAssigneeTitle
    US-2002113317-A1August 22, 2002Nec CorporationA semiconductor device having hydogen diffusion and barrier layers and a method of producing the same
    US-2007069384-A1March 29, 2007Fujitsu LimitedSemiconductor device
    US-6894364-B2May 17, 2005United Microelectronics Corp.Capacitor in an interconnect system and method of manufacturing thereof
    US-8071456-B2December 06, 2011Renesas Electronics CorporationSemiconductor device and method of manufacturing the same
    US-8552486-B2October 08, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Forming metal-insulator-metal capacitors over a top metal layer

NO-Patent Citations (0)

    Title

Cited By (0)

    Publication numberPublication dateAssigneeTitle